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ABSTRACT
A preprocessor built for the Urbana coherent—scatter radar system is
described. The object of the preprocessor is to increase the altitude and
temporal resolution of the present coherent—scatter system. This system
upgrade requires an increase in the data collection rate. Replacing the
present, relatively slow, AD4 with two high speed ADCs achieves the increas -
ed echo samp)A ng rate desired. To shay within the capabilities of the main
computer's I/O and processing rate the'data must be reduced before transfer
to the main computer. Thus the preprocessor also coherently integrates the
data before transfer. This report describes the design, interfacing, test-
ing, and operation of the preprocessor.
;
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1. INTRODUCTION
1.1 BaakocattorIng 2lic orIf
When an electromagnetic wave propagates through a dielectric medium the
wave is reflected or attenuated according to the properties of the medium.
For a transparent medium, most of the signal power is transmitted through
tho medium, only a small amount is reflected at interfaces or converted to a
different form of energy (attenuated). In any dielectric however, some
of the pr, ►wer in the incident wave is scattered it all directions. This
scattering is due to induced oscillations of electrons, bound or free.
Changes in the electron density change the dielectric constant of the medium
and hence affect the scattering properties.
In the atmosphere therb are two principal processes which produce the
electron density fluctuations. Thermodynamic fluctuations of ions produce
fluctuations in electron density that give what is commonly called Thomson
or incoherent scattering. Backscattered radio waves due to Thomson scatter-
ing have been used for a number of years to investigate the ionosphere
(EVANS 1969).
Radar echoes received from the stratosphere and mesosphere are often
greatly enhanced over the thermal: scc ;teeing level. This indicates that a
second mechanism of electron density fluctuation must exist. WOODMAN and
GUILLEN (1974) have proposed that the enhancement of the dielectric
fluctuations in the stratosphere is due to clear air turbulence. VILTARS
and WEISSKOPF (1955) have discussed how turbulence in the neutral atmosphere
affects radio wave scattering. More recently this subject was considered by
RASTOGI and BOWHILL (1976a).
1.2 T'urbutent Scatter Theory
When considering the radio wave scattering from the mesosphere one
6 - »v •VN
iG^G
(1.3)
d 1 " 40
	
.q	 1
t
2
starto with the conti r. h, ty equation for el octrun density whi ►.h, in the
absence of diffusion, is
The termn on the right-hand side represent production, loss and transport
reapect:ively. The time constants for the production and loss terms are so-
sumed long compared to the time constant for transport. Since the produc-»
and loan processes nearly balance each other, q-T. w 0 one has ON Ca -V•(N-V) .at
The right-hand side can be factored using a vector identity, yielding
..9
.VN a N(V-T))
	
(1.2)
Xn the mesosphere there are frequent collisions between electrons and neu-
tral particles: hence the velocity V in- equation (1,2) i -a the vnlocit- Qf
the neutral medium, which is assumed to be incompressible. Under this
assumption equation (1.2) becomes
Generally the electron density gradient, VN, is vertical. Since the verti-
cal velocities are usually very small, 'r 0. If there is a horizontal
at
velocity component u, however, then a U , VN transport term is produced. A
small fluctuating u` will result in fluctuations in the electron density.
Let Z be a characteristic length scale associated with wavenumber
1
It = 4- and 
V  
and TZ a characteristic velocity and time respectively. As-
suming the electron density gradients VN at scales larger than Z are known
then fluctuations 0 4 at scale Z are given by
e. cSN Z ^ 9 a VN2 U Z Z TZ?
	
(1.4)
Next assume that the length Z is small and the turbulence is homogeneous and
isotropic at this scale. RASTOGI and BOWHILL (1976x) then go on to apply
r,
V^. 	 ^ 04
3
several results from the statistical theory of turbulence and work by Booker
to equation (1,4) to show the scattering crass section
a a roe vr^ 
k0-2 
E(1a'0 ) T2 (140)
where ro is the standard electron radius, R(k0)is the energy spectrum 0 the
turbulence, T (140 ) equals the characteristic time xZ and k0 is the scatter-
ing or Bragg vector (k^ - Y. ki and k  are the propagation vectors of the
incident wave and scattering wave respectively. This result relates the
measured radar signal returns to the turbulence by which they are produced,
1.3 M0000phorNic V11P I1aak0cattor
Measurements of backsca ttered V11F radio waves from stratospheric and
mesospheric turbulence were first made by WOODMAN and GUIhLBN (1974) at
Jicamarca. Line of sight velocity measurements were taken and the signal
power, mean frequency shift, and frequency spectrum width were computed. It
was concluded that one or several regions of turbulence approximately 100 m
thick would explain the power levels received and the frequency spectrum
width. In this experiment it was also noted that the correlr xv ion time of
the backscattered signals is approximately 1 sec, much larger than the 700
usec inter-pulse period. This fact allows the signal-to-noise ratio to be
improved by adding together, for a given altitude, samples from many succes-
sive transmitter pulses. The signal, being correlated, tends to add while
the noise, which is uncorrelated between transmitter pulses, tends to
cancel.
RASTOGI and WOODMAN ( 1974) further pursued the work in mesospheric VHF
backscatter. Their results show an echo power which varied over a 30 dB
range, changing as much 00 20 dB over 1 min, with a median strength of 4 dB
above the incoherent-eaatte 'r
 level. It is suggested that the intermittency
of these echoes is an indication of turbulence. RASTOGI and BOWHILL (1976b)
# e fa	 a yG
H
show that the scattered power depends on e, the rate at which energy is
dissipated per unit mass by turbulence. Changes in signal power are a
consequence of the intermittent behavior of e.
1.4 Ob ect^ve Of Ma Report
The purpose of this report is to describe the d,:i gn of a preprocessor
for the Urbana coherent-scatter radar system. The object of the preproc-
easor is to increase the altitude and temporal resolution of the ()resent
coherent-scatter system. This system upgrade requires an increase in the
data collection rate. Consequently the preprocessor also coherently inte-
grates the collected data before transferring it to the main computer to
reduce the I/O rate.
Chapter two briefly describes the present coherent-scatter system. The
last Section discusses more epeeizialy the purpose of the preprocessor and
how it changes the present system.
Chapter three is a detailed description of how the preprocessor works.
The means used to increase the data acquisition rate and perform the co-
herent integration are discussed. A description of the microprogram con-
trolling the preprocessor is also given.
The electronic circuits are presented in Chapter four. Circuit dia-
grams and details of all the preprocessor hardware are given. The decoding
and execution of each microinstruction is explained.
Chapter five discusses the software used by the main computer to which
the preprocessor is interfaced. The programs are used to transfer data from
the preprocessor to the main computer and for processing of the data.
Conclusions and suggestions for future work appear in Chapter six.
I ..	 . 	 ..k
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2, THE URBANA COHERENT-SCATTER RADAR SYSTEM
2.1 Tntr©duotzvn
Interest in coherent scatter from the mesosphere began in the early
70 1 s. At this time a multistatic meteor-radar system was under construction
by the University of Illinois' Aeronomy Lab (HESS and GELLER, 1976). It was
hoped that the same transmitter and receiving system could be employed for
coherent scatter observations also. Consequently a large dipole array an-
tenna was constructed (ALLMAN and BOWHILL, 1976) and necessary modifications
to the meteor-radar system were undertaken.
During July, 1976 P. K. Rastogi made the first coherent scatter obser-
vations using the Urbana radar, the data output was in the form of oscillo-
scope A-traces and chart recorder outputs however. The use of a computer to
perform coherent integration and complex autocorrelation of real t5i.iue data
was first attempted in November of 1977. No substantive data were collected
however due to the poor performance of sections of the meteor-radar system.
Significant improvements were then made in the system hardware to bring it
to its present condition. Detailed descriptions of the Urbana radar system
appear elsewhere (GIBBS and BOWHILL, 1979; ALLMAN and BOWHILL, 1976; HESS
and GELLER, 1976) and will not be repeated here except to present the
important operating parameters.
2.2 Radar Hardware
2.2.1 Transmitter.
	
A single transmitter is utilized by both the
coherent scatter radar and the meteor radar at Urbana. The transmitter
operates at a frequency of 40.92 MHz. It has a 4 MW peak pulse output power
rating with nominal average output power of 20 W. The pulse width can be
varied from 3 ps to 100 us. The system is pzesently operated with a 20 Ps
pulse at a pulse repetition frequency of 400 Hz.
F	 `
I
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2.2.2 Antenna and transmit/receive owitah, A coherent scatter system
requires a high gain narrow beam antenna. The Urbana antenna is an array of
1008 halfwave dipoles. Characteristics of this dipole array are given in
Table 2.1. Open-wire transmission line transformers are used to match the
antenna and feed system. A balanced coaxial line runs from the transmitter
to the antenna.
2.2.3 Radar director.
	 The radar director consists of a RF section
and a timing and pulse generation section. The RF unit contains crystal
oscillators at the transmitter frequency, 40.92 MHz, and the receiver local
oscillator frequency of 35.42 MHz. Mixing these two frequencies and phase
shifting by *45° yields quadrature reference signals at the intermediate
frequency of 5.5 MHz.
The riming section of the radar director is driven by a 100-kHz ex-
ternal master clock derived from a 5-MHz reference. Every pulse interval
is a multiple of the base 10-^s period. The transmitter, analog-to-digital
converter and blanker are all driven by variwas pulses from the radar
director. The radar-director circuitry is described by HESS and GELLER
(1976); GIBBS and BOWHILL (1979) provide a timing diagram and explanation
of the various controls and the resultant pulse trains. For the purposes
of this report only one of the radar director signals, the echo sample
window (ESW), is of import. The ESW is a negative-going pulse train, the
pulse width and time between pulses are both 5 us. The number of sample
pulses and when, with respect to the radar pulse, they occur is selected by
the operator.
2.2.4 Receiving system.
	
The receiving system front end is a blanker/
preamplifier unit. This unit is located near the T/R switch. The blanker
isolates the receiving system from the antenna feed line during transmit
7f
Table 2.1 Antenna parameters for the Urbana coherent-scatter radar.
Aperture illumination efficiency (ni)
Antenna efficiency (n 
a )
Radiation efficiency (nr = na/ni)
Physical aperture (A0)
Effective aperture (n A )
a o2
Directivity (go 47rAAA
Power gain (gp = nrgo)
0.69, -1.6 dB
0.17, -7.6 dB
0.25, -6.0 dB
1100 m2
1870 m2
1800, 33 dB
450, 27 dB
y
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pusses. The low noise preamplifier is located immediately following the
blanker in order to minimize system noise-figure degradation.
The receiver is single conversion with a bandwidth of 230 kHz centered
around 40.92 MHz. A toggle-switch attenuator is located between the mixer
and the IF section to provide signal level control at the 5.5 MHz IF fre-
quency. The receiver output is fed to two four-quadrant multiplier chips
which also receive the appropriate quadrature phase references at 5.5 MHz
generated by the radar director. The quadrature-detected signals are fil-
tered to reduce the bandwidth to 75 kHz. For coherent scatter additional
filtering is added to bring the bandwidth down to 40 kHz. A detailed de-
scription of the receiver and phase detector is given by HESS and GELLER
(1976).
2.3 Data Processing
2.3.1 Aeory.	 The purpose of the coherent scatter system is to obtain
wind velocity vs. altitude and time measurements. This is derived from echo
power and velocity measurements at the desired heights. The data is proc-
essed in the time domain, this requires autocorrelating the digitized phase
detector outputs. The echo samples, and hence phase detector outputs, con-
sists of both noise and signal components. The noise and signal are uncor-
related however, so the autocorrelation of the sum of noise and signal Ls
the sum of the autocorrelation of the components. In addition, the signal
energy is concentrated about the Doppler frequency of the returned signal
whereas the noise has a Land-limited spectrum. We have, consequently, a
signal component which is correlated for times much longer than the noise
component. Also, as WOODMAN and GUILLEN (1974) showed, the signal is corre-
lated for "times longer than the interpulse period. The process of coherent
integration, where successive samples are added together v,3,th the signal
t
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component tending to add And the noise component tending to cancel, can be
used to increase the signal -to-noise ratio ( SNR). The length of the coher-
ent integration, i.e., the number of samples summed, is chosen to maximize
the increase in SNR while still maintaining a good time resolution in the
subsequent autocorrelation process.
The power in the returned signal is calculated by the zeroth lag of the
signal autocorrelation. The definition of the autocorrelation of a complex
random process x(t) is
R(T) _ ^'(x(t + T) x* M}	 (2.1)
where the expected value of the product of two random processes is defined
as
00
X (t2) } _	 x 1x2 '(x is x2s *1, t2) dx1 dx2
The function being integrated on the right-hand side is the joint probab-
ility density function of the two random variables x 1 and x2.
At T = 0, the zeroth lag,
R( 0 ) = Vx(t) x* (t)} = L'(Ix(t) 1 2 }	 (2.2)
which is an expression for the power.
For coherent scatter the discrete random process x(t) is the ensemble
of values (radar echo samples) for a given altitude. The time between sam-
ples is the radar interpulse period, 2500 us. Each sample is the sum of a
noise and signal value, Since the noise has such a short correlation time
it contributes to the total autocorrelation primarily at the zeroth lag.
Assuming that the noise is constant over the sampled altitude region and
varies slowly, then changes in the power calculated from the zeroth lag of
F	 the autocorrelation will be due to fluctuations in the signal power. Hence,
..	 ea. 6 .6
10
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relative fluctuations in power over altitude and time are measured.
Motion of the scattering region is measured by the mean Doppler shift
of the returned signal. if the echo sample has a Doppler shifted frequency
fd
 then the radial velocity V  of the scattering region can be computed from
V	 Xfed 	(2.3)r
where a is the radar wavelength. The radial velocity is related to the time
do
rate of change of the phase of the autocorrelation function 	 through the
radian Doppler frequency w„
a 
as
Vr ° ^F 4r " Gvr d	 (2.w)
Since the zeroth lag of the autocorrelation is real, i.e., o(0) = 0 0 twhe
estimate of TT becomes
doh 
^ of T2 ) - of Y	 o(T2)	 (2.5)
N	 T2 -Tl	 T2 T,1=0
The coherent scatter system uses a weighted average of the first three lags
to calculate the velocity.
2.3.2 Software. The present software performs four functions: data
input, coherent integration, autocorrelation, and averaging. All of these
functions are done in real time. The functions are interlaced, with the
data input operating on an interrupt basis. The distance to the scattering
region from which a radar pulse is reflected is computed from
where R is the range, c is the speed of light, and t is the elapsed time
between transmitting and sampling the pulse. The distance between two con-
secutive samples taken at times'** and t2 is then
.. *a	 a ^A
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(2.7)
The analog-to-digital converter (ADC) digitizes a sample every ten micro-
seconds, hence the distance between samples is 1.5 km. Twenty samples are
taken from the 30 km region of the atmosphere ( 60 to 90 km) under inveetiga-
tion.
The two phase detector channels, cosine and sine, are sampled on
alternate radar pulses. Consequently, two radar pulses are required to form
one complex sample at each of the 20 heights. Since the interpulse period
is 2.5 ms, twenty complex samples are produced every 5 ma. The input buffer
holds twenty-five sets of complex samples. Double-buffering the input al-
lows data collection to continue, using alternate buffers every 1/8 second,
whale data processing occurs.
The first step of the data processing is coherent integration. The
corresponding height and phase values of the twenty-five sets of samples in
a buffer are added together. This reduces the twenty-five sets of complex
samples to a single set of twenty complex values.
Next the most recent coherent integration interval is correlated with
data from the previous intervals. As a data set, i.e. the twenty coherently
integrated complex samples, becomes available it is pushed on the top of a
stack. The oldest data set is lost out the bottom. The computer now per-
forms a complex autocorrelation on the top data set and the other data sets
in the stack. The speed of the computer allows the autocorrelation to be
performed out to lag 12 (1.5 seconds) in the 1/8 second coherent integration
time. The result of the complex autocorrelation is a real value at lag zero
and real and imaginary values at lags 1 through 12. Twenty-five numbers are
thus produced for each of the twenty heights every 1/8 second.
The autocorrelation functions are now averaged for one minute by add-
^A
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ing. The one-minute averages are saved on disk for post processing. GIBBS
and HOWHILL (1979) present a more complete discussion of the coherent
scatter software.
2.3.3 Pata prooecaing hardwaro.
	 Information from the phase detectors
is converted to a 10-bit digital word by a Hewlett-Packard 5610A analog-
to-digital converter (ADC). The ADC operates at 100 kHx with an accuracy
oft LSB, Data transfer to the main computer is through a custom built
interface.
The main computer is a Digital Equipment Corporation PDP-15. Presently
this machine coherently integrates, correlates and averages the data in real
time. The averages are stored on disk until data collection terminates. At
this time the data can be written to DgCtape for temporary storage or proc-
essed immediately. The processed data is punched onto paper tape. The
paper tape, which contains the useful scientific information, is read by a
Hewlett-Packard 9830A desktop computer which stores the data on cassette
tape. The UP9830A and its associated plotter are used to produce the three
types of plots obtained from the data; velocity vs. time, power vs. altitude
at a given time, and power vs. tims at a given altitude.
2.4 Purpose of a Preproeesaor
The relatively slow rate at which the present ADC and computer operate
severely limits the coherent scatter system's data acquisition. In particu-
lar, the ADC's 10-ps conversion time results in an altitude range resolution
of only 1.5 km. It has been shown (WOODMAN and GJILLEN (1974), WOODMAN et
al. (1979)) that turbulence in the atmosphere occurs at scales as fine as
100 m. Also, since only one ADC is used, two radar pulses are required to
obtain one nomplex sample, the cosine phase detector channel is sampled
during one pulse and the sine channel during the next. This decreases the
tiro
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temporal resolution. To achieve a range resolution of even 150 m requires a
sampling rate of 1 us, This increases the data input rate to the computer
by a factor of ten, or twenty if two ADCs are used so that both phase de-
tector channels can be sampled each pulse. A 2 Mltx data input and process-
ing rate is beyond the capabilities of the Urbana radar facilities' present
computer, hence a method of data reduction before transfer to the computer
is required. This is the purpose of the preprocessor, to increase the echo
sampling rate and yet decrease the data handling demands on the computer,
An increase in the echo sample rate is achieved by replacing the Hew s-
Jett-Packard 111,5610A ADC with two high speed ADCs. The data input rate to
the computer is decreased by coherently integrating the data before transfer
to the computer.
o n iS	 ..'
3. THE PREPROCESSOR
3.1 Intmduct=ion
The purpose of the preprocessor is to sample data and perform a real
time coherent integration. This requires sampling a returned radar pulse,
converting the analog signal to a binary word and adding this word to a run-
ning sum of previous samples corresponding to the same altitude and phase.
When a coherent integration is complete the data must be transferred to the
main computer.
The preprocessor uses two ADCs so that both phase detector channels can
be sampled simultaneously. The Micro Networks MN5101 ADC chosen performs an
1
eight bit conversion in 850 ns with an accuracy of ^ 2 LSD. Approximately 50
no are used to sample then hold the analog line to the ADC input, Another
100 no are used to latch the 8—bit ADC output. This results in a 1 ps sam-
ple interval. Six hundred samples are taken each radar pulse resulting in
1200 eight bit words (600 per channel x two channels) to be saved.
To reduce the necessary amount of data to be transferred to the compu -
ter, the preprocessor also performs a coherent integration. The correspond-
ing altitude and phase values of N successive radar pulses ( Nis a user
selectable number between ten and 256) are summed. A 16- obit running sum, of
each altitude—phase value is stored by the preprocessor until the N pulses
have been sampled. The 1200 16—bit words are then transferred to the com-
puter. The preprocessor's memory is double buffered so tt;at data acquisi-t
ion and coherent integration can occur continuously. Data transfer is
interleaved with the data acquisition operations. Since the preprocessor
performs a 16—bit add, up to 255 8-bit sar:ples can be summed without over-
flow.
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Figure 3.1 is a block digram showing the data flow through the prepro-
cessor, A Datel-Interoil S11M-1111 sample-and-hold (8/11) 1 Micro Networks
MN 5101 analog-to-digital converter (ADC) and 8-bit Latch (ADC LATCH) are
required for each analog channel. The purpose of the 5111 is to present a
constant analog voltage to the ADC input. When the control circuitry
issues a sample command the time-varying analog signal at the 8/11 input is
sampled. This value is then held at the S1 11 output until the next sample
command.
A START CONVERT command must be issued to reset the ADC. The SAMPLE
command occurs during the START CONVERT so that when the ADC is react a new
sample is ready and conversion begins immediatoly, The analog signal at
the ADC input is then converted to an 8-bit digital word. The EOC (End of
Convert) signal enables the ADC LATCH. They ADC data word is latched so
that another conversion can begin immediately. Figure 3.2 shows the timing
of the data acquisition signals. Each phase detector channel is sampled,
converted to a binary data word and latched once every psec. The running
sumo/coherent integration for analog channel #1 are stored in odd memory
locations, analog channel, #2 values are stored in even memory locations.
3.3 Coherent Integration
A memory read, ALIT add and memory write can be done in 300 nsec, hence
one memory and ALIT can process both channels in the l ps data acquisition
time. The data mux presents one of the two new data words (ADC LATCH out-
put) to one input of the ALIT. The feedback buffer presents the running sum
stored in the memory at the other ALU input. The ALIT adds the new data word
to the running sum and the new sum is written back into the same memory
location where the previous running sum was stored. Figure 3.3 shows the
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timing for a read-add-write cycle. During the first instruction cycle, the
data mux selects one of the input channels, the memory addreRs register is
incremented and the feedback buffer input reads the running sum stored in
this location. On the second instruction cycle the feedback buffer is
latched aLid the ALU presents a valid sum to the memory input. The third
instruction cycle writes the new running sum into memory. Two instruction
cycles are required for the microprogram to execute a jump (see Section 4.5)
after which another read-add-write cycle is executed. Thus, the data on
both input channels is processed in 1 psec.
For the first pulse of a coherent integration there is no running sum
to which the new data word is to be added. Consequently, this pulse must be
treated as a special case. Rather than filling the memory with zeros and
having the ALU perform the usual addition, a different approach was used.
In the control circuitry a flip-flop (PULSE.1 flip-flop) was included which
is set during the first pulse of a coherent integration. Pulse one flip-
flop controls which arithmetic operation the ALU performs. When pulse one
flip-flop is set, the output, F, equals the value on the A input, the new
data word. After all 600 samples of the first pulse have been taken and
written directly into the memory, PULSE.1 flip-flop is cleared. With PULSE.
1 flip-flop cleared the ALU is instructed to add inputs A and B, F = A plus
B.
3.4 The Memory
The memory is twice the size required for one coherent integration and,
is logically broken into two halves, 2K x 16 bits each. This allows contin-
uous data collection to occur. At any given time, one-half of the memory
stores the running sums of the coherent integration presently being col-
lected while the other half contains the values of the previous coherent
r
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integration. Transfer of data to the main computer is interleaved with data
collection and integration (Figure 3.4).
3.5 Interface to the Main Computer
The preprocessor is interfaced to t:'ile PDP-15 minicomputer through an
interface custom-built for a Hewlett-Packard 5610A ADC. The interface is
connected to the PDP-15 I/O BUS and handles all communication with the
PDP-15. To effect a data transfer only requires the preprocessor to place
the desired data word on its data bus and send a data ready flag, DRF, to
the interface. Data is transferred at a rate of 75 KHz.
3.6 The Microprogram
The preprocessor is a self-contained operating unit; it does not re-
ceive instructions from any other device. This requires that the control
circuitry completely direct all operations. The control circuit ry therefoe
•
consists of a control store containing a microprogram and all the hardware
necessary to execute the microinstructions. Since the preprocessor is a
dedicated piece of equipment, no programming flexibility is required. The
control circuitry was designed to perform one set of instructions only.
Figure 3.5 is a flowchart of she microprogram, while Figure 3.6 is a listin
of the microprogram itself. It will be helpful to refer to these througho
the following discussion.
a
ut
Instruction 0 initializes the preprocessor, there are four specific
events which occur at this time. The memory full flip-flop (MEM.FULL) is
set when there is data in the preprocessor memory to be transferred to the
main computer. Since no coherent integration has been completed yet, there
is no data to transfer. Hence the memory full flip-flop is initially
cleared.
The memory half flip-flop (MEM.HALF) contains the most significant bit
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INITIALIZE
PREPROCESSOR
6 	 INITIALIZE A
J	 ^^	 COHERENT INTEGRATION
INITIALIZE FOR A NEW PULSE
A	 AND PREPARE TO BEGIN
DATA ACQUISITION
ENABLE FEEDBACK BUFFER
TOGGLE DATA MUX
ADD
WRITE
- 600 SAMPLES
(1200 PHASES)
	 NO
	 ADDR.REG
RECEIVED?
YES
r
i
I
I
DECREMENT PULSE.CTR
t AND CLEAR PULSE.1 FF
i
f
CONT.
ORIGINAL PAoE IS
OF
9
Figure 3.5 Microprogram flowchart
CONT.
DATA TO TRANSFE
TO PDP-^ 15
NO
RETURN
	
PULSE.CTR 0
SET MEM. FU LL FF
-4LOAD ADDR.REG WITH FIRST
ADDRESS OF THE MEMORY
HALF JUST FILLED AND
STORE THIS ADDRESS IN
THE TRANSFER ADDR.REGi
GO DO ANOTHER
COHERENT INTEGRATION
i
i
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Figure 3.5 (Cont.)
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SU13R -- INITIALIZE
SUBROUTINE
PARAMETERS
STORE VALUE OF ADDR.REG
IN WORKING ADDR.REG
LOAD ADDR.REG WITH ADDR OF
THE NEXT MEMORY LOCATION
WHICH IS TO BE TRANSFERRED
TO THE PDP--15
TRANSFER DATA
'IS THERE STILL DATA TO BE SENT
AND IS THERE ENOUGH TIME
FOR ANOTHER TRANSFER?
NO
YES I DEC TIME CTR
INC ADDR.REG
SAVE ADDR. OF NEXT LOCATION
TO BE TRANSFERRED TO THE PDP-15
RESTORE ADDR.REG AND COH.INT FF
RETURN
Figure 3.5 (cont.)
rORIGINAL FAGI IS
Por oOOR QUALITYO
. -.i	 .F. q A.of,
U	 INSTR. ADDR: U	 INSTR
BINARY DECIMAL MSW LSW
0 0000 0 7F 08 CLR MEM.FULL FF
SET MEM.HALF FF
SET JMP.INST FF
SET COH.INT FF
0 0001 1 BF 08 LOAD PULSE.CTR
SET PULSE.1 FF
TOGGLE MEM.HALF FF
0 0010 2 FF 48 SET INPUT DATA MUX FF
LOAD ADDR.REG (with MEM.HALF ADDR)
0 0011 3 3F 48 WAIT
0 0100 4 OF 18 TOGGLE DATA MUX FF
ENABLE FEED.BUF
0 0101 5 OF 48 LATCH FEED.BUF
0 0110 6 OF 40 MEM.WRITE
0 0111 7 AD 44 JDA	 on Z^# to address 4 and
INC ADDR.REG
0 1000 8 AD 44
0 1001 9 1F 48 DEC. PULSE.CTR
CLK (HENCE CLR.) PULSE.1 FF
0 1010 10 A7 53 JMF on ZMEM.FULL to address 19
0 1011 11 A7 53
0 1100 12 AE 42 JCI on Z	 to address 2
PULSE
0 1101 13 AE 42
0 1110 14 4F 48 SET MEM.FULL FF
Figure 3.6 Microprogram listing
25
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26
0 1111 15 FF 48 LOAD ADDR.REG (with MEM.HALF ADDR.)
1 0000 16 6F 48 LOAD TlUl$FER REG (with ADDR.REG)
1 0001 17 8F 41 JMP to address 1
1 0010 18 8F 41
1 0011 19 CF 48 LOAD TIME.CTR
1 0100 20 5F 48 WORKING ADDR.REG + ADDR.REG
1 0101 21 EF 48 ADDR.REG + TRANSFER ADDR.REG
1 0110 22 2F 48 ISSUE DATA READY FLAG (DRF)
DEC TIME.CTR
- CLR COH.INT FF
INC ADDR.REG
1 0111 23 9F 48 NOP
1 1000 24 AB 56 JDT on Z TRANS' Z TIMEto address 22
1 1001 25 AB 56
1 1010 26 6F 48 TRANSFER ADDR.REG + ADDR.REG
I
K	 1 1011 27 DF 48 ADDR.REG + WORKING ADDR.REG
SET COH.INT FF
1 1100 28 8F 4C JMP to address 12
i	 1 1101 29 8F 4C
Figure 3.6	 (cont.)
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of the memory address. it determines which half of the mea:)ry is used.
During initialization, the memory half flip-flop is set. The flip-flop is
toggled whenever a new coherent integration begins, thus using alternate
memory halves each coherent integration.
For sequential program execution, the jump instruction flip-flop (JMP.
INSTR.) is set. Only when a jump is to orcur (an unconditional or a con-
ditional jump) is the jump instruction flip-flop cleared.
The coherent integration flip-flop (COII.INT) determines whether the
phase counter flag, k # , or the data transfer complete flag, 
2TRANS, 
is
active. While in the main body of the microprogram, as is the case initi-
ally, the coherent integration flip-flop is set. The phase cowater flag
is examined to determine if all 1200 phases of a radar pulse have been
sampled and integrated. In the subroutine the coherent integration flip-
flop is cleared. Here the data transfer complete flag is active and exam-
ined to determine if all 1200 phases of a completed coherent integration
have been transferred to the main computer.
Instruction 1 makes the proper initializations each time a new coherent
integration is to begin. The pulse one flip-flop is set indicating that it
is the first pulse of a coherent integration, hence the ALU passes its A
inputs directly to the output.
The pulse counter (PULSE.CTR) is loaded with the number of pulses which
are to be added together to form a coherent integration. This number is
user selected by eight toggle switches on the front panel. In order to allow
enough time for all 1200 data words to be transferred to the main computer
at least ten transmit pulses must be coherently integrated (for an
interpulse period of 2500 us).
The memory half flip-flop (MEM.HALF) is clocked. This toggles the
x
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flip-flop so that the other half (i.e., the half not used just previously)
of the memory is now addressed.
Instruction 2 makes the proper initializations for a new radar pulse to
be received. The input data mux flip-flop is set hence the SELECT input of
the data mux (Figure 4.7) is high. The address register is loaded with the
address specified by the memory half flip-flop, either 001
IiLX 
for the bot-
tom half of memory, or 801 HEXfor the top half.
Instruction 3, DIS, holds the system clock low for an unspecified
amount of time. Microprogram execution is halted while the system clock is
inhibited. The DIS instruction also clears the decade counter used to
generate a 1 MHz clock.
At this point in the microprogram, all initializations are completed
and the preprocessor is ready to start collecting data. In order to be in
synchronization with the coherent scatter system, however, the preprocessor
waits until it receives a start pulse, 3TART1 (Figure k.l), from the radar
director before program execution continues and the data collection
portion of the microprogram is entered.
The l MHz clock is used to generate the START CONVERT signal for the
ADC, and SAMPLE signal for the sample-and-holds. In order to keep these
signals in synchronization with the coherent scatter system, the 1 MHz clock
is also disabled during each DIS instruction and restarted when data
collection is to begin.
Instruction 4 is the first instruction of n read-add-write loop which
is executed each time a data word is acquired. The feedback buffer is
enabled and the running sum stored in the memory is read into the buffer.
Also the data mux flip-flop is toggled so the data word from the channel, not
used the previous time through the loop is selected,
;s t
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Instruction S latches the running sum into the feedback buffer. During
this instruction cycle, both inputs to the ALU settle and the ALU output
becomes valid,
Instruction 6 writes the new running stun, at the ALU outputs, into
memory. The previous running sum is overwritten.
Instructions 7 and 8 are a conditional jump. A check is made to see if
1200 phase samples (corresponding to 600 pulses) have been accepted, If the
phase counter flag Z ^# is high, the microprogram jumps to instruction k, the
beginning of the read-add-write loop, to accept another data word. The
address register is incremented to address the next consecutive location in
memory. If 
Z ill 
is low, then 1200 phases have been received and sequential
program execution continues.
xnstruetavn 9 updates the pulse 314zarmation. The puLse Counter as de-
cremented and the pulse one flip-flop is clocked. If previously set (in-
dicating that it was the first pulse of a coherent integration) the pulse
one flip-flop will be cleared, if already clear it will remain so.
Instructions 10 and 11 check to see if there is data to transfer to the
main computer. If the memory full flip-flop is set (Z 	 0 1), the
MEM.FULL
conditional jump is true and the microprogram jumps to the data transfer
subroutine. For Z MEM.FULL . 0, there is no data to transfer, hence
sequential program execution continues.
Instructions 12 and 13 check whether a coherent integration is
complete. If the pulse counter has not been decremented to zero, ZPULSE
will be high and the conditional jump will occur. This takes the
microprogram back to instruction 2 where initialization for another pulse
occurs. When Z 
PULSE 
is low, a coherent integration is complete, the
conditional jump condition is not met, hence sequential program execution
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continues.
Instruction ik pets the memory full flip-flop. A coherent integration
has just been completed, hence there is data to transfer to the main
computer.
Instruction 15 loads the address register with the beginning address of
the memory half just used.
Instruction 16 stores this address in the transfer address register.
Instruction 17 jumps to instruction 1 where another coherent is
initialized.
The microprogram subroutine is executed in the time between data col-
lection (Figure 3.4), its purpose is to transfer the preprocessor data to
the main computer, a PDP-15. The computer interface data transfer rate is
75 kHz, (13.2 ps per data word), approximately 16000 vs are required to
transfer all the data of one coherent integration. There are approximately
1800 us from the end of data collection until the next transmit pulse,
consequently the subroutine must be entered several times to completely
transfer the data. Since the PRF may be varied, the amount of time spend in
the subroutine cannot be fixed. Hence, a time counter (TIM g .CTR) is loaded
with the number of data words to be transferred per subroutine call each
time the subroutine is entered. The time counter is decremented each time
a DRF is issued so the amount of time spent in the subroutine is approxi-
mately (time counter) x 13.2 us, since the DRF instruction is in a loop
which requires 13.2 us to execute. The user selects the value loaded into
the time counter via twelve toggle switches on the front panel.
The subroutine ie exited when the time counter flag, Z TIME , goes low or
when all 1200 data words have been transferred, indicated by the data trans-
fer flag, ZTRANS, going low. After being flagged, the preprocessor will
31
require 4-1.7 tie of overhead time before it is again ready to begin data
acquisition,
The subroutine is lines 19 through 29 of the microprogram. Instruction
19 loads the time counter.
Instruction 20 saves the present address register value in the working
address register.
Instruction 21 loads the address register with the address stored in
the transfer address register. This is the address of the next data word to
be transferred.
Instructions 22 and 23 initiate the data transfer. The data ready
flag, DRF, is issued to the Hewlett—Packard lIP5601A interface which handles
the data transfer synchronization with the PAP-15. The preprocessor's
system clock is disabled for 12.8 has to allow the data transfer to occur,
&lso, the coherent integration flip—flop is cleared, thus enabling the
ZTRANS flag and disabling the Z^ # flag, and the time counter is derremented.
When the data transfer is complete the address register is incremented and
the system clock is restarted.
Instructions 24 and 25 are a conditional jump. If all the data has
not been transferred, Z TRANS - 1, and if there is still enough time to trans-
fer another data word, ZTIME ,. 1, then the program jumps back to instruction
22. If ZTRANS 
® 0 or ZTIMR - 0, sequential program execution continues.
In preparing to return to the main program, instruction 26 stores the
address of the next data word to be transferred in the transfer address
register.
Instruction 27 reloads the address register with the value it contained
when the subroutine was entered. Also the coherent integration flip-flop is
set so that Z 	 enabled and 
ZT1tANS 
is disabled.
Instructions 28 and 29 jump to the exit point of the main program,
br
timing signals are generated.
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4. THE ELECTRONIC CIRCUITS
a.I Xntroduction
The preprocessor was specified to sample and store, in the form of a
coherent integration, both channels of the coherent scatter receiver once
every }asec. Using a single memory and adder requires a memory read, add
and memory write cycle to be performed twice for each radar pulse sampled,
i.e. twice every µsecond. An instruction cycle of 100 nsec performs the
two read-add-write cycles in 600 nsec, leaving 400 nsec for overhead to keep
within the 1 nsec limit. Executing one instruction cycle each clock period
led to the selection of a 10 MHz system clock.
All digital circuity is TTL logic, Schottky series is used where avail-
able it order to decrease propagation delay times. Logic signal propagation
delay was the primary consideration when designing the control circuitry.
The number of gate levels was minimized in order to insure that each in-
struction is executed within the 100 nsec instruction cycle.
4.2 Preprocessor Clock
The master clock (MSTR CLK) is provided by a Motorola K1091A 10.000 MHz
oscillator. This is the clock signal from which all other timing signals
are generated as shown in Figure 4.1.
The MSTR CLK can be synchronously gated on and off by microinstructions
DIS and DRF and by the single step circuitry. The gated master clock output
is the system clock (SYS CLK). The system clock and logical combinations of
the delayed system clock provide the timing signals for an instruction
fetch, Figure 4.2. A 74H04 hex inverter is used to delay the system clock.
The 74H04 has a typical propagation delay time of 6 nsec hence by combining
tie appropriately delayed and/or inverted system clock phases the required
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4.3 Xnatruction Petch
An instruction fetch requires incrementing the program counter (PC) to
the next address, for sequential program execution, or loading the PC with
the desired address in the case of a jump. The program counter latch (PC
LATCH) then holds the new address. The contents of this address, the micro-
instruction, is read by the control store (CS). The microinstruction is
then held by the instruction buffer (INSTR BUFFER).
Figure 4.3 shows the timing of the instruction fetch signals. Incre-
ment program counter (INC PC) is a 30 ns pulse which initiates a new in-
struction. When the program counter has settled to its new value (47 ns
MAX) the program counter enable pulse (ENABLE PC LATCH) latches the new pro-
gram counter value. The next 30 ns (40 ns MAX) are used by the control
store to read the new microinstruction which is then latched by the instruc-
tion buffer enable pulse (ENABLE INSTR BUFFER). From the time the program
counter is incremented until the corresponding instruction is read and
latched in the instruction buffer (INSTR BUFFER) is 1 150 ns. However,
latching both the program counter and the microinstruction allows the in-
struction cycle to be pipelined. This means the program counter is incre-
mented before the present program counter address, stored in the program
counter latch, has been read by the control store and the microinstruction
latched. Hence a new control store address is read and the microinstruction
latched every 100 ns.
4.4 The Microinstruction Word
There are twenty-one instructions in the preprocessor's instruction
set, Table 4.1. The instructions are decoded from the sixteen bit micro-
instruction word. The microinstruction word consists of three fields; a
four bit opcode field, a four bit conditional jump instruction field, and an
cr
C W
to
..	 ^ ^	 r-a o a .1G
t
	
36
c
e^
1d
u
v
N
N
N
O
N
N
v
4
v
N
N	 '
W
W
r
000<
	 N
00	
4J
u
v
v
u
v
44
O
.H
41
u
'a
N
iJ
N
rd
w
O
4a
E3
w
b0
ro
b
to v,
a v
.^ N
e^ b
H ttl
W
W
J
v
v
z
0
h
C.)
a
U)z
N
C
0i
ca
^-
tr.)	 J	 C9 C7	 0.
u
°' m a v
p	 N	 M ^!	 to	 <D
z
W V W I) W J N
Zr
m
2N Wz
1
fs^
W WZ OW
ORIGINAL PAGE IS
OF POOR QUALITY
y	 x
r
,
BF08	 1011111100001000
CF48	 1100111101001000
DF48	 1101111101001000
EF48	 1110111101001000
FF48	 1111111101001000
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Table 4,1
	 Microinstruction codes, mnemonics, and functions.
MICROINSTRUCTION CODE
	 INSTRUCTION
HEX	 BINARY, ]SITS 15-0	 MNEMONIC	 FUNCTION
OF18	 0000111100011000
6F48	 0110111101001000
7108 0111111100001000
8F40+A 1000111101OXXXXX
9F48 1001111101001000
A740+A 1010011101OXXXXX
AB40+A 1010101101OXXXXX
AD40+A 1010110101OXXXXX
AE40+A 1010111001OXXXXX
SAI
WTR
INIT
JMP
NOP
JMF
JDT
JDA
JCI
ICI
LTC
RWR
RTR
LAR
ORIGINAL PAGE IS
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Set ALb inputs;
Toggle data mux flip-flop
Enable the feedback buffer
Memory write
Wait for addition complete
Decrement the pulse counter
Issue the data-ready flag
Disable the system clock
Set the memory full .flip-flop
Write the contents of the address
register to the working address
register
Write the contents of the address
register to the transfer address
register
Initialize the preprocessor
Unconditional jump to address A
No operation
Jump to A on memory full
Jump to A on data transfer
Jump to A on data acquisition
Jump to A to continue collecting
data for the present coherent
integration
Initialize the preprocessor to be-
gin a new coherent integration
Load the time counter
Read the working address register
contents into the address register
Read the transfer address register
contents into the address register
Load the address register
OF40 0000111101000000 MWR
OF48 0000111101001000 WAC
1F48 0001111101001000 DPC
2F48 0010111101001000 DRF
3F48 0011111101001000 DIS
048 0100111101001000 SMF
5F48 0101111101001000 WWR
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eight bat auxiliary information field. The opcode field is bits 15-12 of
the microinstruction. Two 74S138 3-to-8 line decoders decode bits 14-12
(Figure 4.4). Bit 15 enables one decoder and disables the other.
For a conditional jump bits 11-8, the conditional jump instruction
field, are examined to decode the proper microinstruction. One of bits 11-
8 is low, sele Jng JMF, JDT, JDA, or JCI respectively. For the conditional
and unconditional jump bits 5-0 carry the jump addrens.
During the data acquisition instruction bits 6, 4, and 3, are examined.
In this case one of instructions SAI, MWR, or WAC, is decoded as shown in
Table 4.1.
4.5 Microinstruction Decoding
Figure 4.4 shows the two 74S138 3-to-8 line decoders which decode the
opcode field of the microinstruction word. Each decoder has two active-low
and one active-high enable inputs; G2A, G2B, and G1 respectively. When dis-
abled all output lines are at a logic high, in the enabled state the select-
ed output line goes low. The DECODER ENABLE line is to insure that the
decoders are disabled while the instruction buffer is enabled, as shown in
Fig. 4.3. This prevents the decoders from issuing instructions while the
instruction bus word is not valid. The most significant bit, MSB, of the
instruction word is used to select one of the two decoders. When bit 15 is
high decoder 1 is enabled and decoder 2 is disabled; for bit 15 low decoder
1 is disabled and decoder 2 enabled. The enabled decoder reads bits 14, 13,
and 12 to select the appropriate output, 0 through F (the decoder outputs
are labeled with the hexadecimal representation of the microinstruction
opcode field, 0-F).	 F
Six OR gates and one AND gate are used to determine the decoding of the
four conditional jump instructions and SAI, MWR, and WAC. For a conditional
n,
s 4 •	 Cd 'i $^
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Figure 4.4 Microinstruction decoding circuitry.
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jump MSB is low and ORed with each of the conditional jump instruction field
bits. One of bits 11-8 low takes the selected conditional jump line low.
During a data acquisition instruction decoder output 0 is low and one of
three instructions are possible, as selected by bits 6, 4, and 3. nits 6
and 3 are active low, bit 4 is active high. During the SAI instruction bit
6 is low, toggling the data mux flip-flop, and bit 4 is high, enabling the
feedback buffer, bit 3 is inactive. For a memory write, MWR, bit 3 is low
and bits 6 and 4 are inactive. A wait for addition complete, WAC, has all
three bits inactive.
4.6 Jump Instruction Circuitry
4.6.1 Jump Instruction Decoding Cireuitrnj. The preprocessor executes
conditional and unconditional jump instructions. The unconditional jump
microinstruction causes a jump in the microprogram to occur regardless of
the condition of any flags or register. The conditional jumps require a
particular flag to be true in order for the jump to be executed otherwise
sequential program execution continues. The unconditional jump is straight-
forward, when this microinstruction is decoded, output 8 goes low. This
immediately initiates the jump instruction execution sequence (Section
4.6.2).
When a conditional jump occurs, JMP5
 goes low. JMP 5 is the output of a
74S64 (4-2-3-2 MD-OR-INVERT gates); Table 4.2 shows JMP5 for the possible
conditional jump conditions. A flag is tested by each conditional jump in-
struction to determine if the jump is to be executed. JMF jumps on the con-
dition that there are data to transfer from the preprocessor memory to the
main computer. This condition is indicated by Z Mem.Fullhigh. As Figure 4.5
shows, Z Mem.Full is the output of the memory full flip-flop (MEM.FULL).
This flip-flop is cleared by INIT and set by SM.
D
r	 e
41
TABLE 4.2 Signal JMP 5
 for possible condi.ti,ow l jump states.
X means irrelevant.
^A`0
Ae	 q1v
Jw ^
0	 1	 1	 1	 1	 x	 x	 x	 0
0	 i	 1	 0	 x	 x	 x	 1
0	 1	 1	 x	 1	 x	 x	 0
1	 0	 1	 1	 x	 0	 x	 x	 1
^.	 1	 0	 1	 x	 x	 1	 x	 0
1	 1	 0	 1	 x	 x	 0	 x	 1
1	 1	 0	 x	 x	 x	 1	 0
1	 1	 1	 0	 x	 x	 x	 0	 1
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Figure 4.5 Conditional jump instruction circuitry.
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The JDT instruction examines two flags, Z
TRANS
	 TIMT^;
and Z
	 . Both flags
must be high to satisfy the jump condition. Z
TRANS 
is low only when the
memory address is 1201;0
 and the coherent integration flip-flop (COH,INT) is
cleared. This flag 'icae aces that the microprogram is in the data transfer
subroutine (coherent integration flip-flop clear) and all 1200 10 words of
the preprocessor memory have been transferred (lower 11 bits of memory ad-
dress set to 1201 10 )6 Z TIME low flags the microprogram data transfer sub-
routine that there is not enough time (before the next radar pulse) to
transfer another word to the main computer. 
Z TIME is the output of a flip-
flop which is clocked by the time counter (TIME.CTR). When the data trans-
fer subroutine is entered instruction LTC loads the time counter with the
user selected number of data transfers to occur per subroutine and presets
the time counter flip-flop (setting Z 
TIME high). When the DRF instruction
decrements the time counter to zero the borrow line goes low, clocking the
time counter flip-flop, hence resetting the output, 7,fIME•
The condition for JDA is that the phase counter flag, Z^ # be high.
Z 0# 
operates similarly to 
Z TRANS' 
it examines the lower 11 bits of the mem-
ory address for 1200 
10 (JDA occurs before incrementing memory address, hence
Z of decodes 1200 10, 
whereas JDT occurs after incrementing the memory ad-
ress, so it decodes 1201 10 ), but will not go low unless the coherent
integration flip-flop is set by instructions INIT and RWR and hence is set
whenever the main body of the microprogram is being executed. The purpose
of Z^ #
 is to flag when 1200 data words ( 600 altitudes times two phases per
altitude) have been acquired. The Z 0 flag low prevents the microprogram
from jumping back to the beginning of the read-add-write loop when 1200
data words have been acquired.
The JCI instruction returns the preprocessor to the beginning of the
s
p
p	 a^
44
data acquisition loop provided the Z 
PULSE 
flag is high. When the prepro-
cessor is initialized to begin a new coherent integration by instruction
XCX, the pulse counter (PULSE.CTR) is loaded with the number of radar pulses
whose return samples Are to be summed. After the 1200
10
 samples from a
radar pulse are received and stored instruction DPC decrements the pulse
counter. When the selected number of radar pulses are counted the pulse
counter borrow line, Z 
PULSE, 
goes low. Z PULSE low indicates that the re-
quested number of radar pulses has been coherently integrated so the micro-
program should not return to collect samples for the present coherent
integration.
4.6.2 JWT Xnotruction Execution Circuitrnj, In order to execute a jump
instruction two instruction cycles are required, Figure 4.6. On the first
instruction cycle the program counter latch (PC LATCH) is loaded with the
jump address in the jump instruction. During the second instruction cycle
the increment program counter line is inhibited and the load program counter
line goes low, loading the program counter with the address on the lower
five bits of the instruction word. Also during this instruction cycle the
enable instruction buffer and DECODER ENABLE lines remain inhibited ( low) so
the jump instruction remains decoded during all of both instruction cycles.
On the next instruction cycle the jump address is latched and the new in-
struction is decoded and latched, hence normal operation resumes.
Figure 4.2 shows the negative edge triggered flip-flop, JMP TNSTR flip-
flop, responsible for gating the normal instruction cycle signals to the
program counter and instruction buffer or selecting the special jump in-
struction sequence. Normally the flip flop inputs are in a set configura-
tion, J-1 and K=O, so the Q output is high, thus holding the program counter
load high and ga ging the increment program counter, enable instruction buf-
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1
fer, and DECODER ENABLE signals through the AND gates. If a conditional or	
e
unconditional jump is to be executed (instruction n in Figure 4.6) the JMP
or decoder output 0 line respectively will go low thus resetting the jump
instruction flip-flop. At the beginning of the next instruction cycle the
flip-flop is clocked and the Q output goes low thus holding increment pro-
gram counter, enable instruction buffer, and DECODER ENABLE lines low and
enabling the load program counter line. Now instead of being incremented
the program counter is loaded with the address, A in Figure 4.6, on its in-
put. Jump instruction flip-flop "q is now high hence the following instruc-
tion cycle sets the flip-flop and a normal instruction cycle occurs. Since
a new instruction is now in the instruction buffer the JMP 5 or decoder out-
put 0 line will go high (assuming the new instruction is not another jump
command) and the flip-flop remains in the set mode.
4.7 Data Acquisition Circruit3
Figure 4.7 is a block diagram of the data acquisition circuits. There
are two identical channels, the pin level circuit diagram of one channel is
shown in Figure 4.8. There are three high speed analog devices in each
channel; the Datel-Intersil SHM-HU Sample-Hold (S/H), the National Semi-
conductor LH0033 Fast Buffer Amplifier, and the Micro Networks MN5101
8-bit ADC. Due to the wide bandwidths of these devices, each channel is on
a separate board to prevent capacitive coupling. Particular care is taken
with the board layout and construction in order to insure optimum operation.
As recommended each power supply of the S/H is bypassed with a 0.1 vF
capacitor. In addition, a 100 pF capacitor is on each BIAS2 pin to help
n
prevent oscillations. A 33 pF polystyrene capacitor is added on the output.
This increases the S/H hold capacitor value which in turn increases the
^a
acquisition time, but decreases the hold mode droop and sample-to-hold
-^S'..1.:	 ...	 t	
.iLits.M^1tlLl-i.J .:^a... 	 L	 ^n ^-nl ^•	 I
^f^
I
1
1
I
b0
rtJ
x
0
ra
4J
u
U
fl'
0
41
.I.{
Lo
C7'
CJ
^-1
fTJA
n
N
bL
W
+ p i	 1'.a . 0 fi
Q
dN
Q
4!
44	 4ic	 (nzx
au	 aczi	 rQO
F
ORIGINAL PAGE IS
OF POOR QUALITY a
x a t
	
t-'!': 9W
48
kRT MN	 5101
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IS BIT 7	 BIPOLAR 7
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Figure 4.8 Data acquisition circuit pin diagram. All resistors are in
ohms, all capacitors are in 10 except where noted. The 33 pF
capacitor is a polystyrene type. All diodes are 1N270. The
74100 (ADC latch) outputs, pins 1Q1-1Q4 and 2Q1-2Q4 go to the
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offset error. The ferrite beads on the input and output lines act as high
frequency chokes; low frequencies (below -50 MHz) on the lines are un-
affected but high frequencies which appear as ripple on the output signal
are attenuated.
The National Semiconductor LH0033 Fast Buffer Amplifier (FBA) is re-
quired by the sample —hold. The S/H has no output amplifier hence an
external voltage follower current amp is necessary. The FBA has a maximum
input bias current of 5 nA and is capable of supplying 10 mA into a 1KQload
at a slew rate of 1500 V/us. Each power supply is bypassed with a 0.1 uF
ceramic disc capacitor in parallel with a 4.7 pF solid tantalum capacitor to
prevent oscillation. A 1.5 Kn resistor to ground is mounted on each board
next to the output of the buffer amp. This resistor can be used as a dummy
load when testing the S/H FBA combination without the ADC installed. The
FBA is not short circuit proof; also running it with no load may cause de -
structive oscillation.
The ADC has nine possible input voltage ranges, selected by properly
connecting the bipolar, summing junction, analog ground and analog input
pins. The configuration used converts analog inputs between ±2.5 volts,
see Table 4.•3. The FBA has an output voltage swing equal to its power sup-
ply voltages, ±15V; diodes on the ADC analog input line will clamp the input
at ±1.3V. This is to protect the ADC in case the sample —hold or buffer amp
should fail. It is not necessary to allow the ADC input to vary over its
full range, *2.5V, because the phase detector output, which is the
S/H analog input, does not exceed ±1.OV.
Timing signals for data acquisition are shown in Figure 4.9. The
system clock clocks a 74S196 decade counter, the outputs of which are ORed
together to form the ADC START CONVERT signal. In order to reset the ADC,
^W
Table 4.3 Output coding for the Macro Networks
MN5101 analog to digital converter
ANALOG	 DIGITAL
INPUT	 OUTPUT
*2.5v	 MSB LSB
+2.5	 0000 0000
+2.481	 0000 0001
4-0.019
	
0111 1111
0.000
	
1000 0000
—0.019
	
1000 0001
— 2.461	 1111 1110
— 2.481	 1111 1111
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the START CONVERT lane must be held low during a low to high transition of
the ADC clock input and the START CONVERT line must be low for a minimum of
25 ns prior to this clock transition. Conversion begins on the next rising
edge of the clock signal.
The S/H samples when the SAMPLE line is high. The SAMPLE line, START
CONVERT NORed with the inverted SYS.CLK, is high for 50 no during the time
the ADC is being reset. The S/H has a 25-ne acquisition time, hence a 50-
ns sample pulse will assure a correct sample value.
The ADC latch enable goes high for one clock, period during the time the
HOC (End Of Convert) line is low. This latches the valid conversion. The
ADC latch then holds the DATA WORD for one acquisition cycle, 1 ns for pro-
cessing while another conversion takes place.
4.8 The Read-Add-llrite Loop
Figures 4.7, 4.10 and 4.11 show the logic used to implement the read-
add-write loop instructions. The first instruction of this loop, SAI, reads
a word from memory and sets it up at the FEEDBACK BUFFER inputs while the
enable feedback buffer line is high, and also toggles the data mux flip-
flop. By toggling the data mux flip-flop each time through the read-add-
write loop the data mux alternately selects the two input channels. On the
second instruction, WAC, the enable feedback buffer line goes low, latching
in the memory word, the ALU B inputs are valid within 30 ns. The ALU com-
pletes the addition with 70 ns. The third instruction, MWR, takes the R/W
line low, writing the ALU output into the memory. When the JDA condition is
true the microprogram jumps to the beginning of the read-add-write loop and
increments the address register, see Fig. 4.13.
The function implemented by the ALU is assigned by the pulse one flip-
flop, (PULSE.1 FF), Fig 4.10. When the microprogram initializes the pre-
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processor for a new coherent integration, instruction ICI, the pulse one
flip-flop is set. With pulse one flip-flop set the ALU MUX selects its B
inputs, thus the function select inputs, SO-S3 of the ALU are all low. The
ALU function implemented is simply set the output F, equal to the A input,
Ue,nce during the first pulse the ALU allows the DATA WORD to be directly
written to memory.
After all the samples from a radar pulse are taken, instruction DPC
clocks the pulse one flip-flop, resetting its Q output. The ALU now selects
its A inputs hence setting up a 1001 at the ALU function select inputs $0,
Sl, S2 and S3 respectively. The ALU now adds its A and D inputs.
4.9 DX8 and DRF Cvrouita
There are two instructions which require the preprocessor to temporar-
ily stop program execution, DIS and DRF. The DIS instruction disables the
system clock until a signal from the radar director, PULSEI, is received.
The DRF disables the system clock for 12 us, after which time the
preprocessor restarts itself. Both instructions operate in a similar
manner, they cause the disable/data ready flag (DIS/DRF) flip-flop, initial-
ly preset, to take the SYS CLK INHIBITI line low (Figure 4.1).
A DIS instruction takes the DIS/DRF flip-flop K input high (Figure 4.
12a). The next falling edge of the master clock then clocks the DIS/DRF
flip-flop, this clears the flip-Flop hence SYS CLK INHIBITI goes low, The
system clock will now remain low until the SYS CLK INHIBITI line goes high.
Restarting the system clock is initiated by a 5 us low pulse on STARTI,
issued by the radar director. (STARTI must remain low for a minimum of 150
ns to insure that the clock is restarted). STARTI low takes the DIS/DRF
flip-flop J input high, the flip-flop is now in the set mode so SYS CLK
INHIBITI is clocked high by the master clock and the system clock is re-
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started. The DIS/DRF fli p-flop remaino in a act mode while STARTI is low.
When STARTI goon high the DIS/DRF flip-flop changes to the hold mode. SYS
CLK INIIIBITI reamins high.
The data ready flag instruction is used to .issue a DRF to the PDP-15
interface when data is to be transferred to the main computer. A minimum
,.e 10 . ,s are required to transfer each data word, honce after issuing the
data ready flag, the preprocessor must wait before continuing program oxecu-
Lion. The DRF instruction presets the four flip-flops and loads the counter
used in the DRF circuitry and takes the DIS/DRF flip-flop input high. Again
the muster Clock clocks the SYS CLK INHIBITI low. When ;Flip-flop 4. FF4, is
preset its 4' output goes low taking the DRF line high And thus beginning a
data transfer cycle (Figure 4.12b). flip -flops 1 0 2, and 3 divide the mas-
ter clock down to a 1 . 25 MHz signal which is used to ci^ck the counter.
When the counter has counted down to zero its borrow output goes low clock-
ing FF4 into n reset state. This takes the DRF line high, inhibits the
clock to the counter input and triggers a monostable. The monostable output
in a 200 no negative-going pulse which increments the address register and
takes the DIS /DRF flip-flop J input high to restart the system clock.
4.10 The Addreao Regictar
The 12-bit address for the preprocessor ' s random access memory is pro-
vided by the address register (Figure 4.13). This register 
-3 made from
three 74193 sychronous 4-bit up/down counters (Figure 4.14). These counters
have a count-up input which increments the register value on a rising pulse
edge. They are also equipped with a carry output which goes low when the
register value reaches 15. On the next count pulse the carry line goes high
and the register output is reset to zero. By using the carry of one counter
as the count up input of another a 4n bit counter can be built. The address
BIT 9
MAD 9
MAD 8
h'0
BIT 8
MAD 10
MAD II
	
BIT 10
BIT II
BIT 5
MAD 5	 BIT 4
MAD 4
MAD 6
MAD 7
	
BIT 6
BIT 7
BIT I
MAD I
	
BIT 0
MAD 0
INC ADDR REG
MAD 2
MAD 3
	
BIT 2
BIT 3
D
E
F
i	 r
Figure 4.14 Address register pin diagram. MAB i is the memory
address bus bit i. Bits 0-11 are the address
register inputs.
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register is incremented by instruction DRF (DRF RESTART line going low) or
a jump on data acquisition, JDA.
The address register can be programmed to any value by entering the
desired data at the data inputs while the load line is held low. Three
different register outputs can be selected and loaded into the address reg-
ister. The working address register, transfer address register, and memory
half word all have three state outputs which are connected to the address
c
	 resister inputs. When any of the enable lines D, E, or F, are taken low by
instruction RWR, RTR, or LAR respectively, the address register load line is
taken low and the address register is loaded with the data on its input.
The memory half word is the output of two 74367 hex bus drivers. The
input to eleven of the drivers is hardwired while the input of the twelfth
driver, the most significant bit of the address register input, is tied to
the memory half flip-flop. When instruction LAR enables these drivers one
of two words is loaded into the address register, depending upon the memory
half flip-.flop, MSB 000 0000 0001.
The transfer address register and working address register are used
to temporarily store the address register value. Both registers are three
74173s, 4-bit D-type registers with 3-state outputs (Figure 4.15). The data
on the MEMORY ADDRESS BUS is loaded into a register on the rising edge of
its clock pulse, CLR D-REGISTER, when instruction WWR or WTR takes the load
line low. When the enable out line is high the register outputs are in the
high impedance state, this does not affect operations of the register
however.
4.11 Memory HaZf FZip-FZop
The memory half flip-flop (MEM.HALF) is a 74 •S113 J-K negative-edge
triggered flip-flop (Figure 4.13). It determines whether the 'MSB of the
Cat
(ENABLE OUT)
D or E
BIT 8
BIT 9
BIT 10
BIT II
MAB 8
MAB 9
MAB 10
MAB II
M Vcc
N CLR
IQ ID
2Q	 ' 173	 2D3Q 3D
CALK G2
GND GI
... —n e.G
BIT 4
BIT	 5-la
BIT 6
BIT 7
M	 Vcc
N	 CLR
IQ	 ID
2Q	 2D
3Q	 173	 3D
4Q	 4D
CLK
	 G9
GIL^IGND
MAB 4
MAB 5
MAB 6
MAB 7
BIT 0
BIT	 ( w4
BIT 2 04
BIT 3
M	 Vcc
Q	 CID
2Q2D
3Q	 173	 3D
4Q	 4D
CLK
	 G2
GND	 GI_
MAB 0
MAB I
MAB 2
MAB 3
CLK D
REGISTER
Sorb	 (LOAD)
t	 Figure 4.15 Timing and working address register pin diagram.
MAB i is the memory address bus bit i. Bits 0-11
are the address register inputs.
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memory half word is high or low. The flip-flop has its J and K inputs tied
high hence it is in the toggle mode, instruction ICI toggles the output.
The flip-flop is preset by the INIT instruction.
4.12 Reset
When the preprocessor is turned on its initial state is not known. In
order to start operation the program counter (PC) must be cleared, the pro-
gram counter latch enabled and then latched and the jump instruction and
disable/data ready flag flip-flops must be preset. A single pole double
throw (SPDT) switch on the front panel activates these initializations
(Figure 4.2). In the RESET position this switch pulls the jump instruction
and DIS/DRF flip-flop preset lines low, thus setting these flip-flops.
RESET also takes the clear program counter and enable program counter latch
high. This seta the program counter to zero which is latched by the pro-
gram counter latch when the reset switch goes low.
4.13 SingZe Step
The single step circuitry inhibits the systm clock. When pulsed the
signle step circuitry allows a single master clock period onto the system
clock line. This is an extremely helpful debugging tool since it allows
instructions to be executed singly and the logic state of the preprocessor
examined. before executing the next instruction. The single step is imple-
mented with two 745112 J-K negative edge triggered flip-flops and an OR gate
(Figure 4.1). The two control lines are connected to SPDT toggle switches
on the preprocessor front panel, the PULSE SINGLE STEP switch is debounced.
When the ENABLE aING117, STEP line is low (enabled) the SYS CLK INHIBIT2 line
is determined by the J-K flip-flop 2Q output. A single clock pulse is gated
onto the system clock line by synchronously raising the 2Q output high for
one master clock period. This is initiated by a falling edge on the PULSE
64
SINGLE STEP line which clocks 1Q high and Vylow (the flap-flop is initially
clear (Figure 4.16)). The next falling edge of the master clock then clocks
2Q high, uninhibiting the system clock. The first falling edge of the in-
verted system clock (SYS CLK) clears the first flip-flop hence the falling
edge of the corresponding master clock pulse resets the second flip-flop. 	 '
2Q is now low and the system clock once again inhibited.
4.14 Power Supplies
Threa power supplies are used to provide the required power levels
needed, a POWER-ONE HA-5, a POWER-ONE AA15-8 and an ADTECH POWER APS 5-10.
The HA-5 has a floating output and is connected as a -5V, 1.2 A supply. The
AA15-8 is a dual il5V, 0.8 A supply. The APS5-10 is a +5V, 10 A supply.
The power supplies are mounted on a panel separate from the preprocessor.
The AC input to each supply is fused, a single switch turns on all three
supplies (Figure 4.17). Each DC output has an LED indicator lamp.
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5. FUNCTIONAL VERIFICATION
5.1 Data Transfor
The main computer, a PDP-15, uses several programs to input data from
the preprocessor and process it. Thesis programs are written in FORTRAN or
PDP-15 assembly language and appear in Appendix II. The first program,
INPAD, permits input of any specified number of samples from the A/D in-
terface into a core buffer. INPAD is used as a subroutine in the main data
processing program. When a subroutine call to this program is made, the
array name where the samples are to be stored, the number of samples to be
transferred, and the completion flag name must be specified. The subroutine
call clears the completion flag. After the subroutine call, INPAD imme-
diately begins inputting data. When the specified number of samples has
been transferred ( 1200 for the preprocessor since that is the number of
samples in a coherent integration), the completion flag is set to one. In
the case of a data timing error the completion flag is set to - 512.	 Any
data collection or processing program being executed by the PDP-15 runs com-
pletely independently of the preprocessor. Hence the data collection pro-
gram may call INPAD at any point during a coherent integration. If INPAD is
called while a set of coherently integrated data is being transferred then
some of the data collected by INPAD will be from one set of coherently in-
tegrated data and the remaining data will come from the subsequent set of
coherently integrated data. Since the preprocessor's data transfer sub-
routine and INPAD run asynchronously a software means of synchronization is
implemented.
Program PSYNC is used to synchronize the transfer of data from the pre-
processor to the PDP-15. When PSYNC is called the array containing the data
transferred from the preprocessor and the error flag must be passed. The 18-
..	 ea , a +
bit words transferred from the preprocessor consist of a sixteen-bit data
word and the most the most significant bit of its memory address. Since all
1200 words of one set of coherently integrated data are stored in the top or
bottom half of the preprocessor's memory all 1200 words have the same mem-
ory address MSB. PSYNC checks the memory address MSB of the first and last
(1200 tl words transferred during one call to INPAD. If the memory address
MSB is the same for both words, and hence all 1200 of the words just trans-
ferred, then these 1200 words all come from the same half of the prepro-
cessor memory and must comprise a set of coherently integrated data. The
data transfer is in synchronization so the error flag is set to one. If the
memory address MSB of the first and 1200 th words transferred are different
then these words are from two different halves of the preprocessor memory.
This means the data just transferred came from two different sets of co-
herently integrated data. The data transfer is out of synchronization so
the error flag is set to zero. Program INPAD is called again and the new
array of input data is chucked by PSXNC. This procedure is repeated until
synchronization is achieved. Generally only one or two calls to INPAD are
required since the time required to transfer a set of coherently integrated
data is small compared to the integration time.
5.2 Data Reformatting
Since the preprocessor uses a 16-bit data word and the PDP-15 uses an
18-bit data word the preprocessor's data must be reformatted before they can
be used by the PDP-15. Program CNVRT2 is used to remove the preprocessor's
memory address bit from the word transferred and convert the 16-bit numbers
to 18-bit numbers. The ADCs used do not convert the analog input voltage to g
a two's complement digital word (see Table 4.3), hence CNVRT2 also performs
}
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the necessary operations to convert the preprocessor data to two's
complement numbers. The memory address bit is removed by ANDing the data
word with an 177777 8. The result is an 18-bit word with the two most
significant bits equal to zero followed by the 16-bit preprocessor data
word. This is then converted to an 18-bit two's complement word by sub-
tracting 8016 times the number of radar pulses coherently integrated (ie.
the number of samples summed to form a coherent integration), to remove an
"offset" on each word from the ADC. The remainder is then two's comple-
mented and the correct 18-bit PDP-15 format word results.
5.3 Tea ting of data
Two programs were used on the PDP-15 to test the preprocessor data. The
first program is RWVOLT. This is a FORTRAN program which collects one
coherent integration (1200 words), converts the coherent integration numbers
to their corresponding analog input voltage value and prints these values.
Using a function generator, a sinusoidal input with a DC offset was placed
on the preprocessor analog inputs. This simulates the condition which will
occur during actual data collection, a small, relatively constant signal
value with a larger, independent noise value added. The purpose of the
preprocessor is to coherently integrate out the AC or noise value super-
I'
	 imposed on the DC or very slowly charging signal value. When RWVOLT was
,P	
run, constant values equal to the DC offset were obtained, (see Table 5.1).
This indicates that the preprocessor is indeed coherently integrating out
L•he AC noise component.
Another testing program, AVTST2, collects and processes coherent scat-
ter data. This test program analyzes data collected by the coherent scatter
system with the preprocessor in operation. When one minute of data is
collected the autocorrelation function at lags zero and one are calculated.
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From the autocorrelation functions the returned signal power, line of sight
velocity of the scattering volume, and ratio of magnitude of lag one to lag
zero are computed. Using AVTST2 the preprocessor was tested for three
different input values; a target generator, sky noise collected by the
coherent scatter receiver, and data from the coherent scatter radar system.
The target generator is a piece of test equipment which will generate a
sinusoidal waveform which is frequency shifted a selectable amount from the
radar receiver's phase detector reference signal. Using this signal as the
coherent scatter radar receiver input the receiver outputs are a sine and
cosine wave at the frequency which is the difference of the phase detector
reference signal and the target generator output. ,AVTST2 interprets this
difference frequency as it appears in the preprocessor data, as a doppler
frequency and calculates the corresponding line of sight velocity using the
algorithm of equation 2.4. Since the doppler frequency is constant with a
constant magnitude the power, velocity, and ratio of lags should all be con-
stant over altitude. The velocity is determined by the doppler frequency.
The ratio of lags should be approximately one since the doppler frequency is
so small. Table 5.2 shows the values computed for an input doppler frequency
ofti2Hz.
When the coherent scatter radar receiver is operating with no transmit-
ted radar pulse, AVTST2 processes the background sky noise collected by the
coherent scatter receiving system. In this case the signal power level
should be approximately constant over altitude, the velocity should be ran-
dom, and the ratio of lag one to lag zero should be small (less than 0.1).
Table 5.3 shows sky noise power, velocity, and lag one to lag zero ratio
values for the 70 to 80 km region. As expected the power is approximately
equal and the ratio is less that 0.1 at all altitudes. When the ratio is
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less than 0.1 the velocity is not computed, the default value is zero.
With the transmitter operating, AVTST2 collects coherent scatter data.
The coherent scatter data in Table 5.4 shows the ratio is significantly
greater than 0.1, velocity values are on the order of meters per second and
the power goes as much as one or two orders of magnitude greater than the
background sky noise. These are the same results seen with the present
coherent scatter system used at the University of Illinois, (Gibbs and
Bowhill, 1979) 0 and again indicates the proper functioning of the pre-
processor. AVTST2 is a Fortran program and requires approximately ten
minutes to process one minute of data. Although AVTST2 rune too slowly to
gather data for scientific analysis, as a test program it shows that the
data collected by the preprocessor are similar to those from the present
coherent scatter system indicating the preprocessor is operating correctly,
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6,CONCLUSTONS AND SUGGESTIONS FOR FUTURE 'WORK
The data collection test program indicates that the preprocessor is
performing well. Returned signal power and line of sight velocity data
computed from preprocessor data are very similar to data from the present
Urbana coherent—scatter radar system. For a given radar pulse width and
pulse repetition frequency the signal —to-noise ratio of the preprocessor
data is double that of the present system. This is a consequence of sam-
piing the two phase detector channels simultaneously rather than alternately
as in the present system.
To take advantage of the preprocessor requires implementing a real-time
data collection program which uses preprocessor data. Since the coherent
integration is performed by the preprocessor only computing the auto—
correlation functions and then averaging need be done by the main computer.
The PDP-15 minicomputer presently used for data collection is not capable
of processing in real time all the pre processor data, which cover a 90 km
range. However, only a 30 km region of the mesosphere is of active interest
presently. The amount of data needed to be processed can be further reduc-
ed. The radar pulse width is 20 ps so the preprocessor's 1 ps sampling in-
terval is tremendously oversampling the return signal. Processing every
fourth preprocess or altitude sample will still result in oversampling by a
factor of five but should reduce the amount of data to within the PDP-15's
limit.
Pulse coding the radar would take advantage of the preprocessor's sam—
ding rate. To code the radar the phase of the transmitter is varied during
the pulse according to a code word. The minimum time between phase shifts
determines the range resolution. The returned signal is decoded by corre-
k
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lating the returned signal with the transmitted code. Upgrades to the
Urbana transmitter necessary for phase; coding are presently tieing in-
vestigated.
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APPENDIX I
BACKPLANE AND RIBBON CABLE SIGNAL NAMES.
The tables in this section identify the signals on the preprocessor's
backplane and ribbon cables. Tables 1.1-1.6 show the signals on the six
wire-wrap board backplane connectors. The Bl, B2,..., B6 next to each
signal name is the board or boards to which this signal is connected, FP
front pane's. Tables 1.7-1.15 show signal names on the ribbon cables.
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BOARD #1
+5V A 1 +5V
B 2
CHANNEL 1:	 BIT 0 0 B4 C 3 B2, SO
BIT 1, B4 D 4 B2, S1
BIT 2 1 B4 E 5 B2, S2
BIT 3, B4 F 6 B2, S3
BIT 4, B4 H 7
BIT 5, B4 J 8
BIT 6, B4 X 9
BIT 7, B4 L 10 B20
`I
R/W
M 11 B2, ENABLE FEED.BUF
CHANNEL 2:	 BIT 0,	 B5 N 12
BIT 1,	 B5 P 13 B2, DATA MUX SELECT
BIT 2, B5 R 14 B2, INC ADDR REG
BIT 3,	 B5 S 15 8,2, LOAD ADDR REG
BIT 4, B5 T 16
BIT 5, B5 U 17
BIT 6, B5 V 18
BIT 7, B5 W 19
X 20
Y 21
GND Z 22 GND
r	 .-
^3^81Edt} 1Mi^3h '^.2	 -,.^.rz.h	 :s 1 ^a.v. ,: ".	 IA	 .' •...	 —^	 .^
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+5V
SYS.CLK (5 G.D.), B3
D o B3
5, B3
E, B3
6, B3
7, B3
3, B3
SYS.CLK, B4,B5
JCI , B3
JDA, B3
JDT, B3
JMF, B3
C, B3
2, B3
B, B3
1, B3
JMPS , B3
GND
BOARD #2
A	 1
B	 2
C	 3
D	 4
E	 5
F	 6
H	 7
J	 8
K	 9
L	 10
M	 11
N	 12
P	 13
R	 14
S	 15
T	 16
U	 17
V	 18
W	 19
X	 20
Y	 21
Z	 22
+5V
B1, SO
Bl, S1
Bl , S2
Bl , SB
STARTl (FROM RADAR
DIRECTOR)
Bl, R/W
B1, ENABLE FEED BUF
Bl, DATA MUX SELECT
B1, INC ADDR REG
Bl, F
B4,B5 START CONVERT
B4,B5 Q (FROM 196)
B4, PULSE SINGLE STEP
B4, ENABLE SINGLE STEP
B4, RESET
GND
V
4
119	 4 W,
^j
1
i
s
BOARD #3
+5V A 1	 +5V
BYS"= (5 G.D.), B2 B 2
D,	 B2 C 3
5,	 B2 D 4
B,	 B2 B 5
6,	 B2 F 6
7 0	B2 H 7
3,	 B2 J 8
K 9
JCI,	 B2 L 10
JDA, B2 M 11
JDT, B2 N 12
JMF, B2 P 13
C,	 B2 R 14
2,	 B2 S 15
B, B2 T 16
B2 U 17
V 18
I W 19
JMP 5 , B2 K 20
I
Y 21
GND 22	 GND
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BOARD #4
+5V A 1 +5V
SYS CLK, B2 B 2
C 3 SPARE SWITCH #1 (ON FP)
D 4 SPARE SWITCH #2 (ON FP)	 1,
E 5 -5v
F 6
H 7 B20 PULSE SINGLE STEP
(FP SWITCH)
J 8 B2, ENABLE SINGLE STEP
(FP SWITCH)
K 9 B2, RESET (FP SWITCH)
L 10 +15V
m 11
CHANNEL 2:	 BIT 0, BI N 12 -15V
BIT 1, B1 P 13
BIT 2, BI R 14
BIT 3, B1 S 15
BIT 4, B1 T 16 B2, START CONVERT
BIT 5, B1 U 17 B2, Q	 (FROM 196)
BIT 6 0 B1 V 18
BIT 7, B1 W 19
GND X 20
GND Y 21
I	 GND Z 22 GND
^	 {j	
L
kx 83
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BOARD #5
*5V A 1 *5V
SYS CDK, B2 B 2
CHANNEL 1; 	 BIT 0 , 131 C 3
BIT 1, BI D 4
E	 BIT 2,	 BI is 5
—5V
BIT 3, B1 F 6
BIT 4, BI 11 7 {
BIT 5 ) BI J 8
.j
BIT 6, K K 9
BIT 7 1 Bl L 10 *15V
M 11
J
N 12 ^-15V
P 13
R 14
S 15 -,
T 16 B2, START CONVERT
U 17 B2, Qp (FROM 156)
V 18
I W 19
^.	 GND
i
X 20
I	
GND Y 21
I	 GND Z 22 GND
ti
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OF
BOARD #6
DIG GND A 1 DO 9/DO 9
EXT IN/DO 12 B 2
DO 8/DO 8 C 3 DO 5/DO 5
EXT IN/DO 13 D 4 DO 6/DO 6
DRF/DRF E 5 DO 7/DO 7
F 6 DO 4/DO 4
DO 3/DO 3 H 7 DO 2/DO 2
EXT IN/DO 10 J 8 DO 1/DO 1
K 9 DO 0/DO 0
EXT IN/DO 11 L 10 CHAN ID 0/DO 14
CHAN ID 1/DO 15 M 11 0RAN ID 2/GND
N 12 CHAN ID 3/MEM MSB
ENCODE COMMAND P 13 RAC #1
R 14 RAC #3
FREE RUN-ENCODE S 15 RAC #0
T 16 RAC #2
INT-EXT SEQ U 17 EXT SEQ PULSE
v 18 RAM-SEQ MODE
NOTE 1. PINS A-M AND 1-12 each have one of two possible signals,
signal A / signal B; signal A originates in the HP5610A
ADC, signal B originates in the preprocessor. Toggle
switches on the preprocessor front panel determine which
signal is selected.
m
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BOARD #1 - 26 PXN RIBBON CABLE CONNECTOR
25 26
ADDR.REG
	 AI0 23 24 All
INPUT A 8 21 22 A9
A 6 19 20 A7
A 4 17 18 A5
A 2 15 16 A3
A O 13 16
AI
ADDR. REG A 8 9 10 A 9
OUTPUT A6 7 8 A 7
A 4 5 6 A5
A 2 3 4 A3
AO 1 2 AI
86
BOARD fl — 20 PIN RIBBON CABLE CONNECTOR
19 20
17 18 HEM MaB
DATA OUT 14 15 16 DATA OUT 15
DATA OUT 12 13 14 DATA OUT 13
DATA OUT 10 11 12 DATA OUT 11
DATA OUT 8 9 10 DATA OUT 9
DATA OUT 6 7 8 DATA OUT 7
DATA OUT 4 5 6 DATA OUT 5
DATA OUT 2 3 4 DATA OUT 3
DATA OUT 0 1 2 DATA OUT 1
k
ol
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BOARD #2 v
 34 PIN RIBBON CABLE CONNECTOR
	
8	 33	 34	 8
	
9	 31	 32	 n
	
10	 29	 30	 10
	
11	 27	 28	 11
	
12	 25	 26	 12
	
13	 23	 24	 13
	
14	 21	 22	 14
	
15	 19	 20	 15
	
17	 18
	
0	 15	 16	 0
	
1	 13	 15	 1
	
2	 11	 12	 2
	
3	 9	 10	 3
	
4	 7	 a	 4
	
5	 5	 6	 5
	6 	 3	 4	 6
	
7	 1	 2	 7
TO INSTR	 FROM CS
BUFFER	 OUTPUTS
INPUTS
NOTE 1. For operation, short pin 1 to pin 2, pin 3 to pin 4, etc.
2. For debugging, the CS can be removed and instructions externally
placed on the INSTR BUFFER INPUTS.
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BOARD #2 20 PIN RIBBON CABLE CONNECTOR
19 20
17 18
15 16
13 14
ADDR REG A10 11 12 All
INPUTS
AS 9 10 A9
(from hardwired
t^^ri o HAX,t) A6 7 8 A7
All 5 6 A5
A2 3 4 A3
AO 1 2 A,
i
i
f	 ,
i
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BOARD #3 - 50 PIN RIBBON CABLE CONNECTOR
49 50
47 48
45 46
TO TIKE . CTR A6 43 44 A7
INPUTS FROM A4 41 42 A5
FRONT A2 39 40 A3
PANEL AO 37 38 AI
TO PULSE. CTR A10	
- -	
35 _ 36 - - -	 All
INPUTS FROM A8 33 34 Ag
FRONT A6 31 32 A7
PANEL A4 29 30 A5
A2 27 28 A`'3
AO 25 26 AI
FROM
AxQ , ._ _ _ _... 23 _ ^- 24 • _ -- _ - - 
^^.
WORKING ADDR.REG A8 21 22 119
AND TRANSFER ADDR A6 19 20 A7
REG OUTPUTS TO A4 17 18 A$
ADDR. REG INPUT A2 15 16 A3
A0 13 14
_
Al
rFROM ADDR.REG AI0
_
11~ 
_
12 A,.
OUTPUT TO A8 9 10 Ag
WORKING ADDR.REG A6 7 8 A7
AND TRANSFER A4 5 6 A5
ADDR REG INPUTS A2 3 4 A3
AO 1 2 Ax
r
j
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BOARD #5 .. 26 FIN AIDBON CABLE CONNECTOR
FREE RUN-ENCODB 25 26 INT-EXT SPQ
RAM-SRQ MODE 23 24 ENCODE COMMAND
RAC #2 21 22 EXT SNQ Pi1LSE
RAC ,#3 19 20 RAC #0
DIG GND 17 18 RAC #1
DO 3 15 16 DRr
DO 8 13 14 CHAN ID 1
CHAN TD 2 11 12 CHAN ID 3
DO 0 9 10 CHAN ID 0
DO 2 7 8 DO 1
DO 7 5 6 DO 4
DO 5 3 4 DO 6
DO 9
0
1 2
NOTE 1. Pins 17-26 go directly to the 34 pin ribbon cable connector on
BOARD #6.
2. Pins 1-,16 go to the 36 pin ribbon cable connector on the front
panel.
. o " , %,A
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BOARD #6 -- 34 PIN RIBBON CABLE COMIECTOR
33	 34
31	 32
FREE RUN-ENCODE 29 30 TNT-EXT SEQ
RAII-SEC MODE 27 28 MCODE COMMAND
RAC #2 25 26 EXT SEQ PULSE
RAC #3 23 24 R&C #0
DIG GND 21 22 RAC #1
19 20
EXT. INPUT/DO 12 17 18 EXT INPUT/I;0 13
EXT INPUT/AO 10 15 16 EXT INPUT/DO 11
CHAN ID 2/GND 13 14 CHAN ID 3/14EM MSB
CHAN ID 0/DO 14 11 12 CHAN ID 1/DO 15
DO 8/DO 8 9 10 DO 9/DO 9
DO 61DO 6 7 8 DO 7/DO 7
DO 4/DO 4 5 6 DO 5/DO 5
DO 2/DO 2 3 4 DO 3/DO 3
DO 0/DO 0 1 2 DO 1/DO 1
NOTE 1. Signals on lines 21 -30 come directly from the RP5610A ADC.
2. Pins 1-18 each have one of two possible signals, SIGNAL A/SIGNAL
B; signal A originates in the HP5610A ADC, signal B originates
in the preprocessor. Toggle switches on preprocessor front pan-
el determine whcih signal is selected.
I
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FRONT PANEL 34 PIN RIBBON CABLE CONNECTOR
33 34 MEN MH
DO 14 31 32 DO 15
DO 12 29 30 DO 13
DO 10 27 28 DO 11
DO 8 25 26 DO 9
DO 6 23 24 DO 7
DO 4 21 22 DO 5
DO 2 19 20 DO 3
DO 0 17 '18 DO 1
DO 3 15 16 DRr
DO 8 13 14 CHAN ID 1
CIIAN ID 2 11 12 CIM ID 3
DO 0 9 10 CIIAN ID 0
DO 2 7 8 DO 1
DO 7 5 6 DO 4
DO 5 3 4 DO 6
DO 9 1 2
NOTE I. Pins 1-16 come from the 26 pin ribbon cable connector on BOARD #5.
2. Pins 17-34 com-, from the 20 pin ribbon cable connector on BOARD #5.
. 0 " " % W4
FRONT PANEL ^ 20 PIN RIBBON CABLE CONNECTOR
19	 20
EXT INPUT/DO 12 17 18 EXT INPUT/DO 13
EXT INPUT/n0 10 15 16 EXT INPUT/DO 11
CHAN ID 2/GND 13 14 CHAN ID 3/MEM MSB
CHAN ID 0/DO 14 11 12 CHAN ID 1/DO 15
DO 8/DO 8 9 10 DO 9/DO 9
DO 6/DO 6 7 8 DO 7/DO 7
DO 4/DO 4 5 6 DO 5/DO 5
DO 2/DO 2 3 4 DO 3/DO 3
DO 0/DO 0 1 2 DO 1/DO 1
NOTE 1. EXT INPUT - BNC connectors on the back of the preprocessor which
allow external signals to be placed on the interface lines.
2. Pins 1-18 each have one or two possible signals, signal A/
signal B; signal A originates in the HP5610A ADC, signal B
originates in the preprocessor. Toggle switches on the pre--
processor fron tpanel determine which si.,gaal is selected.
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APPENDIX II
PAP-15 DATA INPUT ASIA PROCESSING PROGRAMS
The following programs are used by the PAP-15 minicomputer to input and
test the date from the preprocessor. A brief explanation of the purpose of
each program is given in Chapter five.
.. ..„ .tA
.TITLE: A/'D C'. ►;IVFRTFII forlIVICE ROUTINES FOR R0.-F0.
/	 NFKMIli VJA tiE:NVICF ROUTINGS FOR THU IIP 5610A A TO D
/ CUNVENTF;N. now R ►)U'PIHES PGR ►(tT INPUT OF ANY SPECIFIED
/ UVIUE3d OIL `iA ►1PIL:i IN'170 A CORIi BUFFER. INPUT MAY BE OVER-
/ LAPPI D W11"11 PRIA410 ► 'XCUTIUN, AND Cf1NTROL MAY BE RELINQUISHED
/ '10 L ► )WL• II 11 1110NIIY ► t()URAMS WIIJI.E DATA TRANSFER TAKES PLACE.
/	 MAt,101-15 CALLING SEQUENCE$
/	 Jti► ;i	 INPAD
/ 01114o hl  IN- ,AMPLE; I&OUINED
/	 atIF I-I'll ADDRESS
/	 CQJi1PL1 1'1011 FLAU ADDRESS
I	 i ► EAL-TINE 5U0IIUUTINE ADDRESS, PRIORITY LEVEL IN BITS 0.2
/ (I:XA,'h 0 1 t 5O0000+RTSUUA)
/ (NFTUuNS IIEIIE IMMEDIATELY)
/	 IF PIIE 4TH WORD AFTER THEJMS IS 0, NO REAL-TIME' SUBROUTINE
/ WILL BE ACTIVATED. NOTEv THE PRIORITY CODE FOR MAINSTREAM IS I
/	 THE COMPLETION FLAG IS, CLEARED 4Y THE CALL TO INPAD,
/ AND SET TU +1 FOR NORMAL COMPLETION OR -1001 IF A DATA
/ TIMINP ERROR OCCURS.
/
ADNCN-26	 /A-0 YIORD COUNT
ADCAR-ADWCR+I	 /AND CURRENT ADDRESS REGISTERS
.SCUM N 100	 /MONITOR-'S COMMUNICATION AREA
ADWI .7O3724	 /A-D CONVERTER WRITE INITIALIZE
ADSO 403701
	
/SKIP ON WORD COUNT OVERFLOW
ADSTa703721
	
/SKIP ON DATA TIMING ERROR
ADCD-703704
	 /CLEAR OVERFLOW FLAG
ADCTn 703744	 /CLEAR TIMING FLAG
/ ENTRY POINT FOR A-D INTERFACE INITIALIZATION
.01.1101. INPAD,.DA
INPAD 0
JMS*	 .DA
JMP
	
.+4
INWC	 0
INFLAG 0
INR	 imp
	
INSET	 /REPLACED BY O LAC*	 INWCH
TCA
DAC*	 (ADWCR)	 /SE't WORD COUNT
LAW	 -1
TAD*	 INAR	 /BUFFER ADDRESS -1
DAC*	 (ADCAR)
	
/ TO CURRENT ADDRESS REG,
DZM*	 INFLAO	 /CLEAR FLAG
DZM
	
INSUBM	 /CLEAR REAL-TIME SUBROUTINE
ADWI
	
/INITIALIZE INTERFACE
JMP*	 INPAD	 /RETURN
/
/ THG FOLLOWING CODE IS EXECUT'ED ONLY ONCE
INSET LAC* (.SQOM+55) /GET ENTRY POINT ADDEESS OF .SETUP
ADSVA JNS* 0-1 /CALL .SETUP TO CONNECT ADINT TO API
ADSO
ADINT
DZM* (204
LAC (LAC*	 INWC
DAC INR /MODIFY INSTRUCTION
JMP INR / AND JUMP TO IT
/
/INTERRUPT SERVICE ROUTINE. EXECUTED IWMEDIATELY AFTER COMPLETION
/	 OF DATA TRANSFER.
	 "'ETERMINES STATUS OF A-D INTERFACE, SETS
/	 COMPLETION FLAG AND ACTIVATES REAL-TIME SUBROUTINE.
/	 RUNS AT API LEVEL 0.
ADINT 0
DSA /PAGE ADDRESSING MODE
DAC ADSVA /SAVE AC
ADST /TIMING ERROR?
SKPICLAIIAC /NO,+I TO AC
LAW -1001 /YES, ERROR CODE
DAC* INFLY /SET FLAG
ADCD /CLEAR
ADCT /	 INTERFACE FLAGS
ADIIT LAC ADSVA /RESTORE AC
DBR /SET TO LEAVE HARDWARE API LEVEL
JMP* ADINT / ETURN TO INTERRUP"ED PROGRAM
.END
ORDINAL PAGE IS
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PSYNC program
#GLOBL PSYNCr
	 #OA
/	 CHECK FOR SYNCHRONIZATION BETWEEN PREPROCESSOR AND INPAD
PSYNC 0
JMS* #CAA
GIMP #+4
$TOR 0
IMP 0
(FLAG 0
BZM* IFLAG /SET IFLAO TO ZERO
LAC* STOR /GET ADDRESS OF ARRAY
DAC STOR /AND STORE IT
LAC* STOR /GET FIRST SAMPLE
AND (400000 /MASK OUT DATA WORD
DAC CHI /STORE MEMORY M5B
LAW -1 /LOAD MINUS ONE AND
TAD* IMP /	 ADD TO NUMBER OF SAMPLES
TAD STOR /GET ADDRESS OF LAST SAMPLE
DAC STOR / AND STORE	 IT'
LAC* STOR /GET LAST SAMPLE
AND (400000 /MASK OUT DATA WORD
SAD CHI, /SKIP IF MEMORY MSM DIFFERENT
ISZ* IFLAG /SET IFLAG IF MEMORY MSB IS THE SAME
' JMP* PSYNC /RETURN
CHI 0
,END
r,
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CNVRT2 program
GLOBL. CNVRT2 r # DA
/	 PROGRAM TO MAST( PREPROCESSOR HEM MSDr SUBTRACT THE ADC OFFSET
/	 AND CONVERT NUMBERS TO PDP-15	 (18 BIT)
	 FORMAT
CNVRT2 0
uJMS* # DA
JMP 0*3
RD 0
ADCOFF 0
LAC* ADCOFF /GET VALUE OR ADC OFFSET
TCA /NEGATE THE ADC OFFSET
DAC ADCOFF /'SAVE '^ HE NEGATIVE VALUE
LAW -2260 /SET COUNTER'r	 1:00(DEC)
	
2260(OCTAL)
DAC REP / STORE IT
LAC* RD /GET ADDRESS OF ARRAY
DAC RD / AND STORE
ML LAC* RD /GET SAMPLE
AND (177777 /REMOVE THE UPPER TWO BIB'S
TAD ADCOFF /SUBTRACT THE ADC OFFSET
TCA /	 TWO'S COMPLIMENT THE RESULT
DAC* RD /AND STORE
ISz RCP /DONE?
JMP #+2 /NOY	 CONTINUE
,im p * CNVRT2 /YESY RETURN
ISx RD /INCREMENT ARRAY POINTER
,JMP ML / AND DO NEXT SAMPLE
REP 0
oEND
I R
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APPENDIX III
PREPROCESSOR USER GUIDE
III.1 Introduction
The preprocessor is designed to operate as independently of the coher-
ent-scatter radar system as possible. Only one control signal from the
radar director is required. Consequently two preprocessor operating
parameters must be set by the operator.
Section two of this appendix describes the preprocessor's inputs and
outputs. Also described is horn to compute the operating parameters and
operation of the control switches.
Section three gives a step by step procedure for operating the pre-
processor in the Urbana coherent-scatter radar system.
111.2.1 AnaZog Input Signals
There are two identical analog input lines on the preprocessor, one for
each of the coherent-scatter phase detector outputs. The lines are RG-174U
coaxial cable. Each input line is tied directly to the input of a
DATEL-INTERSIL SHM-HU sample-and-hold. The S/H requires a source impedance
of 510 or less. The phase detector output impedence is several ohms hence
it can be connected directly to the S/H inputs. If a filter is to be used
on the phase detector output however, this impedence matching requirement
must be considered. The S/H has a minimum input voltage range of *2.5V.
II1.2.2 STARTI
STARTI is a TTL level digital input signal. The input port is a coax-
ial cable connector on the backplane of the preprocessor. The signal is
used to synchronize the preprocessor Oats. collection with the radar direc-
i
VJ5
tor, When the preprocessor microprogram has initialized the preprocessor to
	
i
begin a new coherent integration, the preprocessor system clock, (SXS CLK),
is disabled and a wait state is entered. When the STARTI line goes low the
system-clock is restarted and data acquisition begins immediately. (STARTI
must be low for a minimum of 150 ns to insure the SXS CLK is restarted).
For preprocessor operaU on connect the STARTI input to the Echo Sample Win-
dow, ESW, output of the radar director. The ESW is a gated 100 khz square
wave. Two thumbwheel switches on the radar director set the beginning and
ending time in tens of microseconds of the ESW pulse train. To generate
just one negative-going pulse, as required by the preprocessor, the thumb-
wheel switches should be set to consecutive times. The beginning time de-
termines at what altidue the preprocessor begins sampling. A setting of
10 (100 s), the lowest possible, corresponds to 15 km (d w pct). The pre-
procktssor will then take 600 altitude samples, spaced every 0.15 km, a 90 km
altitude region. This 90 km window of samples can be moved by changing the
time at which the ESW pulse occurs.
111.2.3 Front PaneZ Switches
111.2.3.1 
ZT.IME• 
The top row of twelve single-pole double-throw tog-
gle switch set th4 binary value loaded into the time counter, TIME CTR.
This determines the number of data words which will be transfa ,red to the
main computer each time the microprogram's subroutine is entered. For an
Interpulse Period (IPP) of 2500 us there is approximately 1800 us between
the end of data collection for one pulse and the next transmit pulse (see
Figure 3.4). Each data word requires 12.3Us to transmit hence no more than
146 data words can be transmitted each time the subroutine is entered. If
the IPP is shortened the maximum number of data word transfers per IPP is
u.
r	 i< a. 7iY e
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reduced also.
111.2.3 ,2 
ZU^uS• The eight single-pole double-throw toggle switches
labeled Z 
PULSE load the pulse counter, PULSE CTR., with the binary number of
transmit pulses which will to be coherently integrated. The coherent
integration time, Z PULSE times the interpulse period, is determined by this
setting. Any number between ten and 255 may be selected. At least ten
pulses must be coherently integrated so as to allow enough time for the
preprocessor to transfer the coherently integrated values to the main
computer.
111.2.3.3 Control Switcshes. There are three single-pole double-throw
toggle switches on the lower left of the front panel labeled; PULSE SINGLE
STEP, TREE RUN/SINGLE STEP, and RESET/RUN. The FREE RUN/SINGLE STEP switch
controls the preprocessor's system clock. In the FREE RUN position the sys-
tem clock is free running; the preprocessor's state is determined by its
microprogram. When switched to the SINGLE STEP position the system clock is
inhibited. A single clock period can now be gated onto the system clock
line by toggling the PULSE SINGLE STEP switch high.
The RESET/RUN switch initializes the preprocessor. When turned on the
preprocessor comes up in a random state. RESET.' sets the microprogram count-
er to zero and properly initializes the necessary flip-flops.
111.2.3.4 Preprocessor Data / HP5610A ADC SeZection Switches.	 The
six toggle switches on the lower right of the front panel control the nine-
teen lines connected to the PDP-15 interface. When these switches are up
the ten data lines, four channel identification lines and data ready flag
from the HP6510A are connected to the PDP-15. These switches must be up
when any experiment using the Hewlett-Packard ADC is running. The four re-
maining lines are user accessible at BNC connectors on the preprocessor
w
y/
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backplane. Whin the six switches are down all nineteen lines carry prepro-
cessor data (sixteen data line, memory address MSB j data ready flag and one
unused) to the interface.
111.3 proproccosor Operation Outline
This outline presents instruction on how to conn"t and operate the
preprocessor using the Urbana coherent -scatter radar system. It is assumed
the coherent-scatter radar system is running with an interpulse period (IPP)
of 2500 ps and a one-eight second coherent integration time is desired.
1. Connect the phase detector outputs to the preprocessor analog in-
put. Analog channel one is stored in odd memory locations, analog
channel two is stored in even memory locations. Which phase de-
tector output is connected to which preprocessor input depends upon
the velocity algorithum of the collection program. For AVTST2 con-
nect the COS phase detector output to channel one and the SIN
phase detector output to channel two.
2. On the radar director, set the echo sample window (ESW) thumbwheel
switches to 10 and 11.
3. Connect the ESW output to the preprocessor STARTI input (coaxial
connector on preprocessor's backplane).
4. Set the PDP-15 interface switches down, connecting the preprocessor
lines to the interface.
5. Set the ZTM switches to 080 HEX*
6. Set the 
ZPULSE 
switches to 32 HEX*
7. Turn on the preprocessor's power supplies. One AC switch is used
for all the DC supplies. Make sure the LED indicator light for
each of the four DC power levels lights.
8. Set the RUN/SINGLE STEP switch to SINGLE STEP.
" 0 A,A
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9. Sec the PULSE SINGLE STEP switch low.
10. Toggle the RESET/RUN switch to RESETO then leave in the RUN posi-
tion.
11. The Pour macroinstruction address LEDs should be off indicating the
microprogram counter is set to zero.
12. If the microinstruction being executed when the preprocessor system
clock was disabled (part 5) is a jump instruction (1010 or 1000 ap-
pears on microinstruction LED display) then the microinstruction
address will not gee: reset to zero by step 7. In this case toggle
the PULSE SINGLE STEP switch (once or twice) until the microin-
struction changes. Now toggle the RESET/RUN switch again. The
microinstruction address should be set to zero.
13. Set the RUN/SINGLE STEP switch to run. The preprocessor is now
operating.
. .	
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